Ultrascale FPGAs Transceivers Wizard v1.7 core's gtwiz_userclk_tx_active_in port width when Transmitter User Clocking Network Helper Block is in the example design incorrect?
![Designing with UltraScale FPGA Transceivers - TechSource Systems & Ascendas Systems Group | MathWorks Authorized Reseller | TechSource Systems & Ascendas Systems Group | MathWorks Authorized Reseller Designing with UltraScale FPGA Transceivers - TechSource Systems & Ascendas Systems Group | MathWorks Authorized Reseller | TechSource Systems & Ascendas Systems Group | MathWorks Authorized Reseller](https://www.techsource-asia.com/wp-content/uploads/2022/02/connmgtus5.png)
Designing with UltraScale FPGA Transceivers - TechSource Systems & Ascendas Systems Group | MathWorks Authorized Reseller | TechSource Systems & Ascendas Systems Group | MathWorks Authorized Reseller
![Designing with the Ultrascale and Ultrascale+ Architectures - TechSource Systems & Ascendas Systems Group | MathWorks Authorized Reseller | TechSource Systems & Ascendas Systems Group | MathWorks Authorized Reseller Designing with the Ultrascale and Ultrascale+ Architectures - TechSource Systems & Ascendas Systems Group | MathWorks Authorized Reseller | TechSource Systems & Ascendas Systems Group | MathWorks Authorized Reseller](https://www.techsource-asia.com/wp-content/uploads/2022/02/fpgaus_20.png)
Designing with the Ultrascale and Ultrascale+ Architectures - TechSource Systems & Ascendas Systems Group | MathWorks Authorized Reseller | TechSource Systems & Ascendas Systems Group | MathWorks Authorized Reseller
Ultrascale FPGAs Transceivers Wizard v1.7 core's gtwiz_userclk_tx_active_in port width when Transmitter User Clocking Network Helper Block is in the example design incorrect?
![How to synchronize GTY transceivers of two different Virtex Ultrascale+ FPGA boards (10GBASE-R)? : r/FPGA How to synchronize GTY transceivers of two different Virtex Ultrascale+ FPGA boards (10GBASE-R)? : r/FPGA](https://preview.redd.it/iqjoyvfb82m41.png?width=1212&format=png&auto=webp&s=eadc5c24522cd30d97ba1934e686fa43170f24b5)
How to synchronize GTY transceivers of two different Virtex Ultrascale+ FPGA boards (10GBASE-R)? : r/FPGA
![Designing with UltraScale FPGA Transceivers - TechSource Systems & Ascendas Systems Group | MathWorks Authorized Reseller | TechSource Systems & Ascendas Systems Group | MathWorks Authorized Reseller Designing with UltraScale FPGA Transceivers - TechSource Systems & Ascendas Systems Group | MathWorks Authorized Reseller | TechSource Systems & Ascendas Systems Group | MathWorks Authorized Reseller](https://www.techsource-asia.com/wp-content/uploads/2021/12/Designing-with-UltraScale-FPGA-Transceivers-1.png)
Designing with UltraScale FPGA Transceivers - TechSource Systems & Ascendas Systems Group | MathWorks Authorized Reseller | TechSource Systems & Ascendas Systems Group | MathWorks Authorized Reseller
![Designing with UltraScale FPGA Transceivers - TechSource Systems & Ascendas Systems Group | MathWorks Authorized Reseller | TechSource Systems & Ascendas Systems Group | MathWorks Authorized Reseller Designing with UltraScale FPGA Transceivers - TechSource Systems & Ascendas Systems Group | MathWorks Authorized Reseller | TechSource Systems & Ascendas Systems Group | MathWorks Authorized Reseller](https://www.techsource-asia.com/wp-content/uploads/2022/02/connmgtus3.png)
Designing with UltraScale FPGA Transceivers - TechSource Systems & Ascendas Systems Group | MathWorks Authorized Reseller | TechSource Systems & Ascendas Systems Group | MathWorks Authorized Reseller
![How to synchronize GTY transceivers of two different Virtex Ultrascale+ FPGA boards (10GBASE-R)? : r/FPGA How to synchronize GTY transceivers of two different Virtex Ultrascale+ FPGA boards (10GBASE-R)? : r/FPGA](https://preview.redd.it/oqbnku0s9fm41.png?width=1279&format=png&auto=webp&s=11c1f815d375f4204f5fe9748939ab8a81487456)